

Darlington Pair



Super β

So, if β_1 and β_2 are the current gains of this transistor Q1 and Q2 then the overall

ALL ABOUT ELECTRONICS

Darlington Pair Explained | The Darlington Pair as a Switch

49K views · 4 yr ago #ALLABOUTELECTRONICS ...more



ALL ABOUT ELECTRONICS 6.37 lakh



762

27



Share



Download




Comments 24



Add a comment...

Darlington Amplifier



19:57




Next: Darlington Pair | Quiz # 259 | Darlington

Analog Electronics · 122/328

ALL ABOUT ELECTRONICS · 75K views · 4 years ago

Darlington Pair

High Current Gain



Applications

Audio Amplifiers

Display Drivers

Motor Control

Solenoid Control

emitter follower or the voltage follower.

ALL ABOUT ELECTRONICS

Darlington Pair Explained | The Darlington Pair as a Switch

49K views 4 yr ago #ALLABOUTELECTRONICS ...more



ALL ABOUT ELECTRONICS 6.37 lakh



762

27



Share




Download

Comments 24



Add a comment...

Darlington Amplifier



19:57




Next:Darlington Pair | Quiz # 259 | Darlington

Analog Electronics · 122/328

ALL ABOUT ELECTRONICS · 75K views · 4 years ago

Darlington Pair



ALL ABOUT ELECTRONICS

Darlington Pair Explained | The Darlington Pair as a Switch

49K views 4 yr ago #ALLABOUTELECTRONICS ...more



ALL ABOUT ELECTRONICS 6.37 lakh



762

27



Share



Download




Comments 24



Add a comment...

Darlington Amplifier




19:57



Next: Darlington Pair | Quiz # 259 | Darlington
Analog Electronics • 122/328

ALL ABOUT ELECTRONICS • 75K views • 4 years ago

Darlington Pair



$$I_{B2} = I_{E1}$$



$$I_{B2} = I_{E1} = (\beta_1 + 1) I_{B1}$$

$$I_{C2} = \beta_2 I_{B2}$$

$$= \beta_2 (\beta_1 + 1) I_{B1}$$


$$I_{C1} = \beta_1 I_{B1}$$

BJT - Large Signal Model




assumed to be a constant for the given value of V_B or we


BJT - Large Signal Model



voltage controlled current source so
this



BJT - Large Signal Model




BJT Large Signal Model Explained >

ALL ABOUT ELECTRONICS

BJT - Large Signal Model

$$V_{BE} = 0.7V$$

$$I_C = \beta I_B$$



$$I_C' \approx I_S \exp\left(\frac{V_{BE}}{V_T}\right)$$


$$V_{BE}' = V_T \ln\left(\frac{I_C}{I_S}\right)$$

$$V_{BE}''$$


$$V_{BE}(n+1) = V_{BE}(n)$$

procedure when we do it with a pen and paper but

BJT- Small Signal Model



Example



$$\frac{V_o}{V_s} = A_{v(eff)} \times \frac{Z_{in1}}{Z_{in1} + R_s} = \frac{10^4}{6} \times \frac{1\text{ k}\Omega}{1\text{ k}\Omega + 100} = 1515$$

Quiz # 258



$$A_{v1(eff)} = A_{v1} \times \frac{R_{in2}}{R_{in2} + R_{out1}} = 10 \times \frac{5 \text{ k}\Omega}{5 \text{ k}\Omega + 1 \text{ k}\Omega} = 8.33$$

ALL ABOUT ELECTRONICS

Multistage Amplifier | Quiz # 258

846 views 4 yr ago #ALLABOUTELECTRONICSQuiz ...more



ALL ABOUT ELECTRONIC...

34.2K

Subscribe



27

0



Share



Download



T

Comments 1



Add a comment...

Quiz # 258



$$\frac{V_o}{V_i} = A_{v1(CEF)} \times A_{v2(CEF)}$$

$$= 8.33 \times 4.166 = 34.7$$

ALL ABOUT ELECTRONICS

846 views 4 yr ago #ALLABOUTELECTRONICSQuiz ...more



ALL ABOUT ELECTRONIC... 34.2K

Subscribe



27 · 0



Share



Download



T

Comments 1




Add a comment...

Quiz # 490

What is the output of this circuit ?

Op-Amp



3:58



Operational Amplifier (Op-Amp) Solved Problem | Quiz # 490



Next:Darlington Pair Explained | The Darlington...
Analog Electronics · 121/328



Quiz # 258

The two amplifiers are cascaded as shown below. The voltage gain, the input impedance and output impedance of each amplifier is as shown in the figure below. The overall voltage gain V_o / V_{in} is _____



ALL ABOUT ELECTRONICS

Multistage Amplifier | Quiz # 258

846 views · 4 yr ago · #ALLABOUTELECTRONICSQuiz ...more



ALL ABOUT ELECTRONIC... 34.2K

Subscribe



27

0



Share



Download



T

Comments 1




Add a comment...

Quiz # 490

What is the output of this circuit ?

Op-Amp



3:58



Operational Amplifier (Op-Amp) Solved

Next:Darlington Pair Explained | The Darlington...

Analog Electronics • 121/328

MOSFET Transconductance and MOSFET Small Signal Model Explained

1.6 lakh views · 3 yr ago · #MOSFET ...more



ALL ABOUT ELECTRONICS · 6.37 lakh



2.3K

64



Share



Thanks




Comments 63



Add a comment...

Field Effect Transistor (FET) Explained




⇒ 52 videos

Next: MOSFET Transconductance | Quiz # 309

Subtitles/CC turned on (English)

Enhancement Type MOSFET



Because in this region, the MOSFET acts like a voltage controlled current source.

ALL ABOUT ELECTRONICS

MOSFET Transconductance and MOSFET Small Signal Model Explained

1.6 lakh views 3 yr ago #MOSFET ...more



ALL ABOUT ELECTRONICS 6.37 lakh



2.3K

64



Share



Thanks




Comments 63



Add a comment...

Field Effect Transistor (FET) Explained



⇒ 52 videos



Next: MOSFET Transconductance | Quiz # 309

Analog Electronics • 154/328



MOSFET Transconductance and MOSFET Small Signal Model Explained

1.6 lakh views · 3 yr ago · #MOSFET ...more



ALL ABOUT ELECTRONICS · 6.37 lakh



2.3K

64



Share



Thanks




Comments 63



Add a comment...

Field Effect Transistor (FET) Explained



⇒ 52 videos




Next: MOSFET Transconductance | Quiz # 309
Analog Electronics · 154/328



MOSFET Common Source Amplifier

Voltage Gain




$$V_o = \frac{-g_m R_D \times V_{in}}{1 + g_m R_S}$$

$$A_v = \frac{V_o}{V_{in}} = \frac{-g_m R_D}{1 + g_m R_S}$$

And whenever this R_S is equal to zero, then this voltage gain is equal to $-g_m \cdot R_D$.

Example



DC Analysis


$$V_g = \frac{10 \text{ M}\Omega}{10 \text{ M}\Omega + 40 \text{ M}\Omega} \times 30$$

$$= 6V$$

$$V_s = R_s I_D$$

$$V_{GS} =$$

Example



DC Analysis


$$V_g = \frac{10 \text{ M}\Omega}{10 \text{ M}\Omega + 40 \text{ M}\Omega} \times 30$$

$$= 6 \text{ V}$$

$$V_s = R_s I_D$$

$$V_{GS} = 6 \text{ V} - I_D R_s$$

MOSFET – Cascode Amplifier



Cascode Amplifier using MOSFET Explained (Cascode Amplifier with Cas...

88K views 3 yr ago #MOSFET ...more



ALL ABOUT ELECTRONICS 6.37 lakh



1K

28



Share




Download



Comments 31



Add a comment...



Next: MOSFET- Cascode Amplifier | Quiz # 320

Analog Electronics • 168/328

ADDONITS • 57 lakh views • 10 years ago

Characteristics Of Logic families / Important Parameters of Digital IC

① Speed: Determined by time betⁿ the application of input and change in out put.

② Fan out: The number of gates that can be driven by gate out put.

③ Fan in: The max^m number of inputs that can be applied to a logic gate.

④ Power dissipation: Power used by per gate.

⑤ Propagation Delay: Time taken by +1 to reach to out put from input


⑥ Noise Margin: Limit of Noise voltage that is present without disturbing operation of circuit.

⑦ Figure of time: It is the product of propagation delay & Power dissipation.

⑧ Logic Swing: It is the difference between two output Voltage.

⑨ Noise Immunity: Max^m noise that a circuit can with stand without changing the out put.


⑩ Breadth: The number of various functions available in a logic family.





Small Signal Analysis

- we superimpose a small ac signal on a large dc signal due to which operating point fluctuates a little about Q-point.
- Since fluctuation is small we can linearize the char. in such small region & be able to use **Superposⁿ Theorem**.





How to decide Q-Point?

- If transistor is to be used as a switch, then Q-point must lie in cut off or saturation region.

Saturation: ON switch

cut off : OFF switch

- If transistor is to be used as an amplifier, then Q-point must be in Active Region.

→ In active region we
choose Q-point at mid of load line
&
→ equidistant from
sat & cut off
max gain



How to decide Q-Point?

- If transistor is to be used as a switch, then Q must lie in cut off saturation region.

Saturation: ON

cut off : OFF

- If transistor is to be used as an amplifier, then Q-point must be in Active Region.

↳ generally in active region we bias T_x



How to decide Q-Point?

- If transistor is to be used as a switch, then Q-point must lie in cut off or saturation region.

Saturation: ON switch

cut off : OFF switch

- If transistor is to be used as an amplifier, then Q-point must lie in Active Region.

→ In active region we choose Q-point at mid of load line
→ equidistant from sat & cut off
→ max gain

load line

$$I_C = \frac{V_{CC} - V_{CE}}{R_C}$$

at $V_{CE} = \frac{V_{CC}}{2}$

Power dissipated

$$= V_{CE} I_C$$

$$P = (V_{CC} - I_C R_C) I_C$$

$$\frac{dP}{dI_C} = V_{CC} - 2I_C R_C = 0$$

$$I_C = \frac{V_{CC}}{2R_C} \leftarrow \text{mid of load line}$$

at mid of load line P_T is $\max^m$
& $\eta = \min^m$

load line

$$I_C = \frac{V_{CC} - V_{CE}}{R_C}$$

at mid, $I_C = V_{CC} / 2R_C$

$$V_{CE} = \frac{V_{CC}}{2}$$

Power dissipated


$$= V_{CE} I_C$$

$$P = (V_{CC} - I_C R_C) I_C$$

$$\frac{dP}{dI_C} = V_{CC} - 2I_C R_C = 0$$

$$I_C = V_{CC} / 2R_C \leftarrow \text{mid}$$

at mid of load line
& $\eta = \min^m$





How to decide Q-Point?

- If transistor is to be used as a switch, then Q-point must lie in cut off or saturation region.

Saturation: ON switch

cut off : OFF switch

- If transistor is to be used as an amplifier, then Q-point must be in Active Region.

↳ generally in active region we bias T_x at mid of load line

↳ equidistant from sat & cut off

↳ max^m gain or amplification



Derivation of 'S'

- I_C is most sensitive to variation in I_{CBO} .

$$S = \frac{\partial I_C}{\partial I_{CBO}}$$

$$I_C = \beta I_B + (1 + \beta) I_{CBO}$$

$$= \beta \frac{\partial I_B}{\partial I_C} + (1 + \beta) \frac{\partial I_{CBO}}{\partial I_C}$$

$$\frac{\partial I_{CBO}}{\partial I_C} = \frac{1 - \beta \frac{\partial I_B}{\partial I_C}}{(1 + \beta)}$$

$$S = \frac{\partial I_C}{\partial I_{CBO}} = \frac{1 + \beta}{1 - \beta \frac{\partial I_B}{\partial I_C}} \quad **$$

↳ stability factor or sensitivity



Question-02

How to determine the transistor region of operation ?

(Transistor)

Active region

Apply KVL in i/p loop &

determine I_B

$$I_E = (1 + \beta) I_B$$

$$\beta I_B$$

③ apply KVL in output loop & compute V_{CE}

$$V_{CE} > 0.2 \text{ V (active)}$$

$$V_{CE} < 0.2 \text{ V (saturation)}$$

↳ assume $V_{CE} = 0.2$

↳ again apply KVL in o/p loop & determine I_C

तो आपको दोबारा से इस निकलना पड़ेगा
ठीक है भाई आप लोगों को दोबारा से इस

Question-02

How to determine the transistor region of operation ?

(PN Transistor)

assume active region

① apply KVL in i/p loop & determine I_B

$$I_C = \beta I_B \quad I_E = (1 + \beta) I_B$$

compute I_B

③ apply KVL in output loop & compute V_{CE}

$$V_{CE} > 0.2 \text{ V (active)}$$

$$V_{CE} < 0.2 \text{ V (saturation)}$$


↳ assume $V_{CE} = 0.2$

↳ again apply KVL in o/p loop & determine I_C

क्या हो रहा है यहां पर स्टेप बाय स्टेप क्लियर है पहले एक्टिव मानोगे



Collector to Base Bias Circuit




KVL

$$V_{CC} - (I_C + I_B)R_C - I_B R_B - V_{BE} - I_E R_E = 0$$

$$V_{CC} - (I_C + I_B)R_C - I_B R_B - V_{BE} - (I_C + I_B)R_E = 0$$



Collector to Base Bias Circuit



KVL

$$V_{CC} - (I_C + I_B)R_C - I_B R_B$$

$$- I_E R_E = 0$$

$$V_{CC} - (I_C + I_B)R_C - I_B R_B - V_{BE}$$

$$- (I_C + I_B)R_E = 0$$

$$0 - R_C - \frac{\partial I_B}{\partial I_C} R_C - \frac{\partial I_B}{\partial I_C} R_B - 0$$

$$- \frac{\partial I_B}{\partial I_C} R_E$$




Drawback

Due to negative feed back from C to B through R_B , V_{BE} reduces due to which current and output voltage also reduce. This leads to reduction in voltage gain.

To eliminate this a capacitor is connected in the feedback path, which gets shorts during AC analysis.

Stability :

Self Bias > CB bias






Drawback

Due to negative feed back from C to B through R_B , V_{BE} reduces due to which current and output voltage also reduce. This leads to reduction in voltage gain.

To eliminate this problem a capacitor is connected in the feedback path which gets shorts circuited during AC analysis.

Stability :


Self Bias > CB bias > Fixed Bias





AC Analysis

- Short circuit DC voltage source. (grounded)
- Short circuit all capacitors



MOSFET Transconductance

$$g_m = \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{GS} - V_T)$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{GS} - V_T)^2$$

$$\frac{g_m}{I_D} = \frac{2}{V_{GS} - V_T} \Rightarrow g_m = \frac{2I_D}{V_{GS} - V_T}$$

So depending on which parameter is kept constant, the relation of these three parameters with

ALL ABOUT ELECTRONICS

MOSFET Transconductance and MOSFET Small Signal Model Explained

1.6 lakh views 3 yr ago #MOSFET ...more



ALL ABOUT ELECTRONICS 6.37 lakh



2.3K

65



Share




Thanks



Comments 63



Thank you so much, just can't show enough gratitude through words. You're the real teacher..... 😊 Under...



57:53



Next: MOSFET Transconductance | Quiz # 309

Analog Electronics • 154/328

1 year ago



MOSFET Small Signal Model


$$I_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) \left[\underline{v_i} + V_{DC} - V_T \right]^2$$

$$v_i \ll V_{DC} - V_T$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) \left[\underline{v_i}^2 + (V_{DC} - V_T)^2 + 2 v_i (V_{DC} - V_T) \right]$$

$$= \underbrace{\frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{DC} - V_T)^2}_{I_{D0}} + \underbrace{\mu_n C_{ox} \left(\frac{W}{L} \right) (V_{DC} - V_T) (v_i)}_{g_m}$$

Channel Conductance



o conductance of region b/w drain & source

linear or triode region

$$I_D = \mu_n C_{ox} \frac{W}{L} \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

V_{DS} = small, ignore $V_{DS}^2/2$

$$g_{ds} = \frac{\partial I_D}{\partial V_{DS}} = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)$$

$$r_{ds} = \frac{1}{g_{ds}} = \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)}$$

MOSFET as an amp^r

saturation: $I_D = k_n (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$

$$g_{DS} = \frac{\partial I_D}{\partial V_{DS}} = k_n (V_{GS} - V_T)^2 \lambda$$

$$r_d = \frac{1}{k_n (V_{GS} - V_T)^2 \lambda}$$

$$r_d \approx \frac{1}{\lambda I_D}$$

**

while
we can see $(1 + \lambda V_{DS})$
but this is constant
to compute

MOSFET as an amp^r

saturation: $I_D = k_n (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$

$$g_{DS} = \frac{\partial I_D}{\partial V_{DS}} = k_n (V_{GS} - V_T)^2 \lambda$$

$$r_d = \frac{1}{k_n (V_{GS} - V_T)^2 \lambda}$$

$$r_d \approx \frac{1}{\lambda}$$

while computing I_D
we can ignore $(1 + \lambda V_{DS})$
but this term is important
to compute r_o or r_d .

(2) Using Drain to gate feedback resistance

← Similar to C-B bias

$$\because I_G = 0 \quad V_{RG} = 0$$


$$\because V_D = V_G$$

$$V_D - V_S = V_G - V_S$$


$$V_{DS} = V_{GS}$$

$$\because V_{DS} > V_{GS} - V_T \leftarrow \text{saturation region}$$

→ When drain & gate terminal of a MOSFET are shorted, it operates in Saturation Region.



(3) Voltage Divider Biasing



R_1 & R_2 are in series

$$V_G = \frac{V_{DD} \times R_2}{R_1 + R_2}$$

$$V_S = I_D R_S$$

$$V_{GS} = V_G - V_S = (V_G - I_D R_S)$$

Assume MOSFET operates
in saturation region

$$I_D = K [V_{GS} - V_T]^2$$

$$I_D = K \left[V_G - I_D R_S - V_T \right]^2$$


Solve quadratic
& determine I_D

$$V_{GS} = V_G - I_D R_S$$


$> V_T$ (valid) $< V_T$ (invalid)

apply KVL to determine

$$V_{DS} = V_{DD} - I_D(R_D + R_S)$$



(4) Constant Current Source



◦ we connect a current source at source terminal

$$I_D = \text{fixed}$$

$$I_D = K [V_{GS} - V_T]^2$$

↳ compute V_{GS}

$$V_G = 0 ; V_{GS} = 0 - V_S$$

$$V_S = -V_{GS}$$

$$V_D = V_{DD} - I_D R_D$$

$$V_D = V_D - V_S$$

Frequency Range	Coupling and Bypass Capacitor	Load and parasitic Capacitor
	C_{C1}, C_{C2}, C_E [μF] (low f) high	C_d, C_T, C_L [pF] (high f) low
low frequency	Consider $X_C = \frac{1}{\omega C}$ $\omega = \text{low}$ $C = \text{high}$ $X_C = \text{finite}$	open $X_C = \frac{1}{\omega C}$ $\omega = \text{low}$ $C = \text{low}$ $X_C = \text{high}$
mid band	short $X_C = \text{low}$	open $X_C = \text{high}$
high frequency	short $\omega = \text{high}$ $C = \text{high}$ $X_C = \text{low}$	Consider $\omega = \text{high}$ $C = \text{low}$ $X_C = \text{finite}$

Q Why does gain of amplifier reduce at low freq?

→ at low freq, we consider C_{c1} , C_{c2} , C_E

→ due to C_{c1} & C_{c2} in series there is voltage drop so $V_b \downarrow$, gain $\downarrow$


→ C_E does not completely by-pass R_E $\therefore$ -ve f/b remains gain $\downarrow$





Low frequency response

LF response of a BJT is similar to a high pass filter



at low freq $X_C = 1/\omega C = \text{high (open)}$

$$i = 0 \quad V_o = 0$$

at high freq $X_C \rightarrow 0$ (short)


$$V_o = V_i$$





Low frequency response

LF response of a BJT is similar to a high pass filter



$$X_C = 1/\omega C = \text{high (open)}$$

$$X_C \rightarrow 0 \text{ (short)}$$

$$\begin{aligned} \frac{V_o}{V_i} &= \frac{R}{R + 1/sC} \\ &= \frac{sCR}{1 + sCR} \end{aligned}$$

$$\frac{V_o}{V_i}(j\omega) = \frac{j\omega CR}{1 + j\omega CR}$$

$$\text{Gain (HPF)} = \frac{1}{\sqrt{1 + \left(\frac{f_L}{f}\right)^2}}$$

gain

$\frac{1}{\sqrt{2}}$


1

f

$$f_L = \frac{1}{2\pi RC}$$

R = equivalent resistance
across cap. terminals

$$\text{Gain (HPF)} = \frac{1}{\sqrt{1 + \left(\frac{f_L}{f}\right)^2}}$$



$$f_L = \frac{1}{2\pi RC}$$

R = resistance
terminals



- We have to consider one cap. at a time shooting other 2 cap.


determine Req across each cap.

$$\frac{1}{Req C}$$

- we will get 3 values of f_L one corresponding to each cap.

$$f_L = \max [f_{L1}, f_{L2}, f_{L3}]$$

$$\text{Gain (HPF)} = \frac{1}{\sqrt{1 + \left(\frac{f_L}{f}\right)^2}}$$



$$f_L = \frac{1}{2\pi RC}$$

R = equivalent
across cap.




- We have to consider one cap. at a time shorting other 2 cap.
- determine R_{eq} across each cap.
- $f_L = \frac{1}{2\pi R_{eq} C}$

◦ we will get 3 values of f_L one corresponding to each cap.

◦ $f_L = \max [f_{L1}, f_{L2}, f_{L3}]$





Lakshya Batch 2.0 - Analog Electronics | AC Models of BJT Part - 1 | Ankit Goyal

29K views 1 yr ago #ankit_goyal ...more



Kreatryx GATE - EE, EC... 3.36 lakh

Subscribe



651 · 6



Share



Remix



Do

Comments 26



Add a comment...



Next: Lakshya Batch 2.0 - Analog Electronics | A...

Analog Electronics - Lakshya 2.0 - Ankit... · 24/61

Kreatryx GATE - EE, ECE & IN by Unacademy · 21K views · Streamed 1 year ago



Common Collector Configuration

- The model is same as common emitter configuration.
- The AC analysis is same for both NPN and PNP transistor because input signal varies between positive and negative value.

Voltage Divider Bias






Common Collector Configuration

- The model is same as common emitter configuration.
- The AC analysis is same for both NPN and PNP transistor because input signal varies between positive and negative value.

Voltage Divider





Common Collector Configuration

- The model is same as common emitter configuration.
- The AC analysis is same for both NPN and PNP transistor because input signal varies between positive and negative value.


Voltage Divider Bias

dc analysis: $C \rightarrow$ open

$$V_{TH} = V_{CC} \frac{R_2}{R_1 + R_2}$$

$$R_{TH} = \frac{R_1 R_2}{R_1 + R_2}$$

KVL in BE loop; $I_B = ?$ $I_C = \beta I_B$





Common Collector Configuration

- The model is same as common emitter configuration.
- The AC analysis is same for both NPN and PNP transistor because input signal varies between positive and negative value.


Voltage Divider Bias

dc analysis: $C \rightarrow \text{open}$

$$V_{TH} = V_{CC} \frac{R_2}{R_1 + R_2}$$

$$\frac{R_1 R_2}{R_1 + R_2}$$


KVL in BE loop; $I_B = ?$ $I_C = \beta I_B$





Modelling of BJT

(1) Ebers-Moll Model



α_F : forward current gain
current gain

देखूं इट विल अलसो बी बेस्ट ऑन लु करेक्ट

